The linked material in the answer is also higly interesting, including details about the RAD-hardening. As the decision was made in 1991 to use the SPARC architecture, it makes sense that they continued the development of their architecture. It is also good to see that there seems to be VHDL code available to tinker with the core in FPGAs. Thank you for the link :)