Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
kenz0r
on July 26, 2014
|
parent
|
context
|
favorite
| on:
DDR4 memory interface
I don't think that is exactly true. DRAM from SDRAM up has had a number of mode registers to control the ram. More info here:
http://en.wikipedia.org/wiki/Synchronous_dynamic_random-acce...
cnvogel
on July 26, 2014
[–]
Exactly. ...here's the table for command accesses on DDR4, including the mode register you referred to.
http://en.wikipedia.org/wiki/DDR4_SDRAM#Command_encoding
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: