Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
oldgradstudent
on Jan 26, 2025
|
parent
|
context
|
favorite
| on:
A FPGA friendly 32 bit RISC-V CPU implementation
Just curious, do they have a migration plan? Have they started new designs using Verilog/SystemVerilog/VHDL?
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
