Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

The SRAM that AMD is stacking also has the benefit of being last-level cache, so it doesn't need to run at anywhere near the frequency and voltage that eg. L1 cache operates at.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: