Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

It's not an FPGA. It's a VLIW DSP that Xilinx built to go into an FPGA-SoC to help run ML models.


this is the correct answer. one of the compilers for this DSP is https://github.com/Xilinx/llvm-aie.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: