Based on page 131 of this, it looks like a PCIe lane only uses up six pins.

I'd worry about the die space and the power use but not the pin use.