Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

It’s a very rough estimation. Basically ((core + L2 area)/(total die area))(Total transistors on die).

For A13 with unified L2, I used L2 per core.

Of course, transistor density isn’t consistent across the chip, but this should be good enough for the relative comparison I’ve done.



Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: